AD9858BSVZ Datasheet & Pricing Information

AD9858BSVZ Analog Devices Datasheet-INGKECHIPS.COM

Download Japanese PDF: AD9858BSVZ Datasheet PDF

AD9858BSVZ Pinout Equivalent Circuit

AD9858BSVZ is a 1 GSPS direct digital synthesizer chip from Analog Devices, which has the advantages of high resolution, fast frequency switching and low phase noise, and is one of the representative products of the new generation of frequency synthesizers. It integrates a 10-bit high-speed digital-to-analog converter (DAC), phase accumulator, sine wave look-up table, and programmable frequency registers to form a complete DDS, as well as an on-chip phase-locked loop (PLL) that multiplies the system clock and increases the output frequency range.
AD9858BSVZ With internal clock speeds up to 1 GSPS, system clock frequencies up to 2GHz with internal PLL multipliers, excellent phase noise and SFDR, frequency scaling resolution up to 48 bits, and low power consumption (2W typical) to meet the vast majority of high-precision frequency synthesis needs.

Pin Definition:

Alternative Model Options:

Substitutes that are identical to the AD9858BSVZ and functionally equivalent are rare, so we focus more on devices with similar functions or consistent packages during the selection process. These alternatives are partially similar in terms of frequency resolution, power consumption levels, control interface types, and package formats, but do not have full pin compatibility or functional consistency. The following alternative selection suggestions are based on the principle of “partially compatible with functions”.

Picture	Name	Operating Voltage	Highest System Clock Frequency	Frequency Resolution	Package
	AD9957BSVZ-REEL	1.8V~3.3V	1GHz	14	TQFP-100-EP (14×14)
	AD9910BSVZ-REEL	1.8V~3.3V	1GHz	14	TQFP-100-EP (14×14)
	CBM99D57BQ	1.8V~3.3V	1GHz	14	TQFP-100-EP (14×14)
	CBM99D10BQ	1.8V~3.3V	1GHz	14	TQFP-100-EP (14×14)

Typical Applications:

The figure shows a DDS-based variable frequency loop oscillator, which provides digital control to achieve high accuracy frequency signals. The specific process is as follows: the input first enters a 1GSPS DDS module to generate a high-resolution digital signal; Next, it is divided into two channels, one of which is directly converted into analog signal through the DAC and removed by the DC-400 MHz low-pass filter, and the other is generated by the frequency divider to generate a fixed loop LO1 to provide a stable 2GHz local oscillator signal to ensure the mixing accuracy. After that, the signal enters the PLL loop, the frequency is reduced by a programmable divider (÷2/÷4), and compared with the reference frequency in a 150MHz phase detector, the error signal generated is converted into a stable voltage by the charge pump (0.5mA~2mA adjustable) and the loop filter, and the VCO is controlled to output an oscillation signal of 2GHz±150 MHz. The system supports frequency synthesis over a wide range and low phase noise by combining the high resolution of DDS with the stability of the PLL, making it suitable for scenarios where frequency accuracy is critical, such as communication systems, radars, and test instruments.